



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/606,970	06/25/2003	Tong Tee Tan	70010721-2	6461

57299 7590 03/29/2006
AVAGO TECHNOLOGIES, LTD.
P.O. BOX 1920
DENVER, CO 80201-1920

EXAMINER

SIDDIQUI, SAQIB JAVAID

ART UNIT PAPER NUMBER

2138

DATE MAILED: 03/29/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/606,970	Applicant(s) TAN, TONG TEE	
	Examiner Saqib J. Siddiqui	Art Unit 2138	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01/23/06.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 25 June 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Applicant's response was received and entered January 23, 2006.

- Claims 1-22 are pending.
- Application is currently pending.

Priority

Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C.119(a)-(d). The certified copy has been filed in parent Application No. 200203823-0, filed on June 25, 2002.

Specification

The previous objections are hereby withdrawn.

Response to Amendment

Applicant's arguments, see pages 1-6, filed January 23, 2006, with respect to the rejection(s) of claim(s) 1-22 under 102 (b) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is over Gilley, in view of Pozidis US PG-Pub no. 20030005383 A1, and further in view of Johnson et al. US Pat no. 6587804 B1.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2138

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-6, 8-11, 13-18, & 20-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gilley US Pat no. 6215876, in view of Pozidis US PG-Pub no. 20030005383 A1, and further in view of Johnson et al. US Pat no. 6587804 B1.

As per claims 1, 8, 14, 21 & 22:

Gilley substantially teaches the logic and method for a bit error detection circuit comprising a predictor logic (Figure 4 # 60, column 6, lines 43-46) that uses a plurality of bits of a bit sequence to predict a next bit in the sequence, a comparator circuit (Figure 4 # 62, column 6, lines 46-49) that compares an actual next bit in the sequence with the predicted next bit to determine whether there is any error in the actual next bit. and a correction circuit (Figure 4 # 78, column 7, lines 1-5) that corrects any error in the actual next bit to provide a corrected actual next bit.

Gilley does not explicitly teach a circuit comprising a predictor circuit and a correction circuit.

However Johnson et al. in an analogous art teaches a bit error detection circuit with a predictor circuit (Figure 1 # 19). It would have been obvious to one of ordinary

skill in the art at the time the invention was to use a predictor circuit to predict the vector in Gilley's invention, since one of ordinary skill in the art would have realized that if an electrical device is performing a function(prediction), then that function is required to be performed by a circuit (prediction circuit).

However Pozidis in an analogous art teaches a correction circuit (Abstract, lines 27-30). It would have been obvious to one of ordinary skill in the art at the time the invention was to use a corrector circuit to correct the bits in Gilley's invention, since one of ordinary skill in the art would have realized that enabling Gilley's invention to correct bits would have made the invention more beneficial and would have allowed Gilley to generate vectors with greater accuracy.

As per claims 2, 9, & 15:

Gilley/Pozidis/Johnson et al. teaches the logic and method for a bit error detection circuit as rejected in claim 1.

Gilley does not explicitly teach a correction circuit, wherein the correction circuit replaces the next bit with the corrected bit.

However Pozidis in an analogous art teaches a correction circuit wherein the correction circuit replaces the next bit with the corrected bit (Abstract, lines 27-30). It would have been obvious to one of ordinary skill in the art at the time the invention was to use a corrector circuit to correct the bits in Gilley's invention, since one of ordinary skill in the art would have realized that enabling Gilley's invention to correct bits would have made the invention more beneficial allowing Gilley to generate vectors with greater accuracy, whereas replacement is just a method of correction.

As per claims 3 & 16:

Gilley/Pozidis/Johnson et al. teaches a bit error detection circuit as rejected in claim 1 wherein the bit sequence comprises a pseudo-random bit sequence (columns 5-6, lines 66-5).

Gilley does not explicitly teach a circuit comprising a predictor circuit wherein the predictor circuit predicts the next bit by comparing two of the bits of the sequence (column 6, lines 26-45).

However Johnson et al. in an analogous art teaches a bit error detection circuit with a predictor circuit wherein the predictor circuit predicts the next bit by comparing two of the bits of the sequence (Figure 1 # 19). It would have been obvious to one of ordinary skill in the art at the time the invention was to use a predictor circuit to predict the vector in Gilley's invention, since one of ordinary skill in the art would have realized that if an electrical device is performing a function (prediction), then that function is required to be performed by a circuit (prediction circuit).

As per claims 4, 10, 13, & 17:

Gilley/Pozidis/Johnson et al. teaches the logic and method for a bit error detection circuit as rejected in claim 1 further comprising a trigger circuit that activates the correction circuit when the predictor circuit contains a plurality of bit in which no erroneous bits have been detected (Figure 4 # 68, columns 6, lines 46-57, it should be noted that the Figure 4 # 64, will trigger the correction circuit which will be placed at Figure 4 # 78).

As per claims 5, 11, & 18:

Gilley/Pozidis/Johnson et al. teaches the logic and method for a bit error detection circuit as rejected in claim 4 wherein the trigger circuit activates the correction circuit when no erroneous bits have been observed (columns 6, lines 50-51) during a predefined interval.

As per claims 6, 12, & 20:

Gilley/Pozidis/Johnson et al teaches the logic and method for a bit error detection circuit as rejected in claim 5 wherein the predefined interval is defined in terms of a quantity of bits (Figure 4 # 64, columns 6, lines 46-49).

Claims 7, 12, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gilley US 6,215,876 B1, and further in view of Yoshimura et al. US 5,123,020.

As per claim 7, 12 & 19:

Gilley/Pozidis/Johnson et al. substantially teaches the logic and method for a bit error detection circuit as rejected in claim 5 above.

Gilley does not explicitly teach the predefined interval to be defined in terms of an interval of time.

However, Yoshimura et al. in an analogous art, teaches an error detection circuit wherein the predefined interval is defined in terms of an interval of time (columns 7-8, lines 61-6). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to use define the interval in terms of time within the error detection circuit of Gilley. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that using

the time interval would have allowed activating the circuit manually and would make the reset process more predictable.

As per claim 12:

Gilley substantially teaches a bit error detection circuit comprising a shift register that receives N bits of a pseudo-random bit sequence (Figure 2 # 56, column 6, lines 43-45), a first logic element that receives output signals from two stages of the shift register and provides a signal indicative of a predicted $(N+1)$ -th bit (Figure 4 # 60, column 6, lines 43-45), a second logic element that receives the signal indicative of the predicted $(N+1)$ -th bit and a signal indicative of an actual $(N+1)$ -th bit and provides an output signal indicative of any error in the actual $(N+1)$ -th bit (Figure 4 # 62, column 6, lines 46-49), a third logic element that receives the output signal and corrects the actual $(N+1)$ -th bit according to the output signal (Figure 4 # 72, column 6, lines 58-65) as the $(N+1)$ -th bit propagates through the shift register, further comprising a trigger circuit (Figure 4 # 68, columns 6, lines 46-57) that activates the third logic element when the shift registers contain a bit sequence in which no erroneous bits have been detected.

Gilley does not explicitly teach the trigger circuit comprising a timer that provides an enabling signal if no error is indicated during a predefined time interval.

However, Yoshimura et al. in an analogous art, teaches an error detection circuit wherein the trigger circuit comprises a timer that provides an enabling signal if no error is indicated during a predefined time interval (columns 7-8, lines 61-6). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to use define the interval in terms of time within the error detection circuit of

Gilley. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that using the time interval would have allowed activating the circuit manually and would make the reset process more predictable.

As per claim 19:

Gilley substantially teaches a method of detecting errors in a bit sequence comprising predicting a next bit of a bit sequence according to a plurality of previous bits of the sequence (Figure 4 # 60, column 6, lines 43-45), comparing the predicted bit with an actual next bit (Figure 4 # 62, column 6, lines 46-49), and if the comparison indicates a difference between the predicted and actual next bits (Figure 4 # 72 & 76, column 6, lines 58-65), providing an error signal (Figure 4 # 78, column 7, lines 1-5), correcting the actual next bit (Figure 4 # 74 & 76, columns 6-7, lines 66-5), and further comprising determining whether any bit errors are detected during a predefined interval (Figure 4 # 64, column 6, lines 46-49).

Gilley does not explicitly teach the measuring a period of time to determine when the predefined interval has elapsed.

However, Yoshimura et al. in an analogous art, teaches an error detection circuit wherein the further comprising measuring a period of time to determine when the predefined interval has elapsed (columns 7-8, lines 59-6). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to use define the interval in terms of time within the error detection circuit of Gilley. This modification would have been obvious to one of ordinary skill in the art because one of

ordinary skill in the art would have recognized that using the time interval would have allowed activating the circuit manually and would make the reset process more predictable.

Related Art

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Additional pertinent prior arts, US 6002714 A, US 5606322 A, US 20030005383 A1, US 4646312 A and, US 5043990 A mention the same pattern of error detection circuit comprising predictor, comparator and correction aspects are included herein for Applicant's review.

Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saqib J. Siddiqui whose telephone number is (571) 272-6553. The examiner can normally be reached on 8:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2138

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SS
Saqib Siddiqui
Art Unit 2133
03/20/2006


ALBERT DEADY
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100